

Accelerating Persistent Neural Networks at Datacenter Scale

Speaker: Daniel Lo

Eric Chung, Jeremy Fowers, Kalin Ovtcharov, Michael Papamichael, Adrian Caulfield, Todd Massengil, Ming Liu, Daniel Lo, Shlomi Alkalay, Michael Haselman, Christian Boehn, Oren Firestein, Alessandro Forin, Kang Su Gatlin, Mahdi Ghandi, Stephen Heil, Kyle Holohan, Tamas Juhasz, Ratna Kumar Kovvuri, Sitaram Lanka, Friedel van Megen, Dima Mukhortov, Prerak Patel, Steve Reinhardt, Adam Sapek, Raja Seera, Balaji Sridharan, Lisa Woods, Phillip Yi-Xiao, Ritchie Zhao, Doug Burger



The Rise of Deep Learning in ML

Deep neural networks have enabled major advances in machine learning and AI

Computer vision

Language translation

Speech recognition

Question answering

And more...

Problem: DNNs are challenging to serve and deploy in large-scale interactive services

Heavily constrained by latency, cost, and power Size and complexity of DNNs outpacing growth of commodity CPUs

Recurrent Neural Networks



Convolutional Neural Networks



Silicon alternatives for DNNs



Project BrainWave

A Scalable FPGA-powered DNN Serving Platform

Fast: ultra-low latency, high-throughput serving of DNN models at low batch sizes Flexible: adaptive numerical precision and custom operators Friendly: turnkey deployment of CNTK/Caffe/TF/etc



4

Runs on a Configurable Cloud at Massive Scale

CPU compute layer

Reconfigurable compute – layer (FPGA)

Converged network



Deployed in Production Datacenters



Tail latencies in BrainWave-powered DNN models appear negligible in E2E software pipelines



Compiler & Runtime	A framework-neutral federated compiler and runtime for compiling pretrained DNN models to soft DPUs
Architecture	
Microarchitecture	
Persistency at Scale	
HW Microservices on Intel FPGAs	

Compiler & Runtime	A framework-neutral federated compiler and runtime for compiling pretrained DNN models to soft DPUs
Architecture	Adaptive ISA for narrow precision DNN inference Flexible and extensible to support fast-changing AI algorithms
Microarchitecture	
Persistency at Scale	
HW Microservices on Intel FPGAs	

Compiler & Runtime	A framework-neutral federated compiler and runtime for compiling pretrained DNN models to soft DPUs
Architecture	Adaptive ISA for narrow precision DNN inference Flexible and extensible to support fast-changing AI algorithms
Microarchitecture	BrainWave Soft DPU microarchitecture Highly optimized for narrow precision and low batch
Persistency at Scale	
HW Microservices on Intel FPGAs	

Compiler & Runtime	A framework-neutral federated compiler and runtime for compiling pretrained DNN models to soft DPUs
Architecture	Adaptive ISA for narrow precision DNN inference Flexible and extensible to support fast-changing AI algorithms
Microarchitecture	BrainWave Soft DPU microarchitecture Highly optimized for narrow precision and low batch
Persistency at Scale	Persist model parameters entirely in FPGA on-chip memories Support large models by scaling across many FPGAs
HW Microservices on Intel FPGAs	

Compiler & Runtime	A framework-neutral federated compiler and runtime for compiling pretrained DNN models to soft DPUs
Architecture	Adaptive ISA for narrow precision DNN inference Flexible and extensible to support fast-changing AI algorithms
Microarchitecture	BrainWave Soft DPU microarchitecture Highly optimized for narrow precision and low batch
Persistency at Scale	Persist model parameters entirely in FPGA on-chip memories Support large models by scaling across many FPGAs
HW Microservices on Intel FPGAs	Intel FPGAs deployed at scale with HW microservices [MICRO'16]

The BrainWave Stack



FPGAs Are Deployed in MSFT Servers Worldwide



A Cloud-Scale Acceleration Architecture [MICRO'16]

Hardware Microservices on FPGAs [MICRO'16]



15

The BrainWave Stack



BrainWave Compiler & Runtime





Common Scenarios



Convolutional Neural Network (CNN) High Compute-to-Data Ratio



Common Scenarios



Convolutional Neural Network (CNN) High Compute-to-Data Ratio



Conventional Acceleration Approach: Local Offload and Streaming



Model Parameters

Conventional Acceleration Approach: Local Offload and Streaming



For memory-intensive DNNs with low compute-to-data ratios (e.g., LSTM), HW utilization limited by off-chip DRAM bandwidth

Model Parameters

Improving HW utilization with batching



R

Batch Size



Improving HW utilization with batching



Batching improves HW utilization but increases latency

Improving HW utilization with batching



Batching improves HW utilization but increases latency

Ideally want high HW utilization at low batch sizes





Observations

State-of-art FPGAs have O(10K) distributed Block RAMs O(10MB) → Tens of TB/sec of memory BW

Large-scale cloud services and DNN models run persistently

Solution: persist all model parameters in FPGA on-chip memory during service lifetime





What if model doesn't fit in single FPGA?

Solution: Persistency at Datacenter Scale



Multiple FPGAs at datacenter scale can form a persistent DNN HW microservice, enabling scale-out of models at ul<u>tra-low latencies</u>

The BrainWave Stack



BrainWave Soft DPU Architecture

Core Features

- Single-threaded C programming model (no RTL)
- ISA with specialized instructions: dense matmul, convolutions, non-linear activations, vector operations, embeddings
- Proprietary parameterizable narrow precision format wrapped in float16 interfaces
- Parameterizable microarchitecture and scalable to large FPGAs (~1M ALMs)
- Fully integrated with HW microservices (network-attached)
- P2P protocol to CPU hosts and FPGAs
- Easy to extend ISA with custom operators



BrainWave Soft DPU Microarchitecture



33

Matrix Vector Unit

Features

- Optimized for batch 1 matrix-vector multiplication
- Matrices distributed row-wise across 1K-10K banks of BRAM, up to 20 TB/s
- Can scale to use all available on-chip ٠ BRAMs, DSPs, and soft logic
- In-situ conversion of float16 weights ٠ and activations to internal format

Tensor

Dense dot product units map ٠ efficiently to soft logic and DSPs



FPGA Performance vs. Data Type

Demo

FPGA Performance vs. Data Type



FPGA Performance vs. Data Type



FPGA Performance vs. Data Type



FPGA Performance vs. Data Type



FPGA Performance vs. Data Type



-Stratix V D5 @ 225MHz Tera-Operations/sec 16-bit int 8-bit int ms-fp9 ms-fp8

FPGA Performance vs. Data Type



Conclusion

Project BrainWave is a powerful platform for an accelerated AI cloud

Runs on Microsoft's hyperscale infrastructure with FPGAs Achieves excellent performance at low batch sizes via persistency and narrow precision

Adaptable to precision and changes in future AI algorithms

BrainWave running on Hardware Microservices will push the boundary of what is possible to deploy in the cloud

Deeper/larger CNNs for more accurate computer vision

Higher dimensional RNNs toward human-like natural language processing

State-of-the-art speech

And much more...

 (\rightarrow)

Stay tuned for announcements about external availability.